OMKAR BHILARE

 $(+1)4376692977 \diamond \text{omkar.bhilare@mail.utoronto.ca} \diamond \text{github} \diamond \text{Linkedin} \diamond \text{ombhilare999.github.io} \diamond \text{Toronto, Canada}$

EDUCATION

University of Toronto

Toronto, Canada.

Masters in Applied Science in Electrical Computer Engineering

September 2023 - November 2025

(Advisor: Prof. Jason Anderson)

• Relevant Coursework: ECE552 (Computer architecture) | ECE1718 (Advanced computer architecture) | ECE1756 (Reconfigurable computing & FPGA architecture) | ECE1755 (Parallel computer architecture & programming) | ECE1387 (CAD for digital circuit synthesis and layout)

Veermata Jijabai Technological Institute

Mumbai, India.

B.Tech in Electronics Engineering [GPA: 9.13/10] [Rank: 6/74]

July 2019 - May 2022

*(Direct 2nd year lateral entry in 4 year Bachelor Program)

• Relevant Coursework: Principle of VLSI [10/10], Microcomputer System Design [10/10], Electronics Circuit Analysis and Design [10/10], Digital Combinational Circuits [10/10], Digital Sequential Circuits [10/10], Microprocessor and Microcontroller [10/10], Microprocessor Systems [9/10], Embedded Systems [10/10]

TEACHING EXPERIENCE

• ECE 241 - Digital Systems [Fall@2023]

Prof. Bruno Korst

- Lab Management & Grading: Facilitating laboratory sessions for basic digital and FPGA circuits, offering student guidance, and conducting detailed lab evaluations.
- Exams Assessment: Conducting comprehensive exam evaluations to gauge student progress.
- ECE 532 Digital Systems Design [Winter@2024]

Prof. Jason Anderson

- Tutorial Management: Managed lab tutorial sessions focused on various FPGA circuits.
- Project Mentoring: Guided two student groups through a semester-long project focused on digital hardware system
 design. Evaluated progress based on weekly milestones and provided feedback during project demos.
- ECE 532 Digital Systems Design [Summer@2024]

Prof. Jason Anderson

 Course Developement: Integrating a new Microchip discovery kit FPGA into ECE532 course. Testing FPGA and toolchain, and creating user-friendly documentation for students.

AWARDS AND RECOGNITION

- Adaptive Computing Challenge 2021 by AMD-Xilinx (Third Place with a prize worth \$3000) an award winner from 165 qualified entries from developers spanning 35 countries
- Received VCK5000—a Versal architecture-based FPGA board as a hardware grant(worth \$2700) only 20 such boards were distributed globally among 547 applications
- Summer@EPFL scholar Three-month summer fellowship to conduct cutting-edge research at EPFL
- Selected participant in the prestigious *Google Summer of Code* program—a Google-run program that focuses on bringing new contributors into open-source development

PUBLICATIONS

Conference Papers

- [1] Haoran Wei, *Omkar Bhilare*, Hamas Waqar, and Jason H. Anderson. "CAD Techniques for NoC-Connected Multi-CGRA Systems." *HEART '24: Proceedings of the 14th International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies*, 2024. https://dl.acm.org/doi/10.1145/3665283.3665297
- [2] Omkar Bhilare, Rahul Singh, Vedant Paranjape, Sravan Chittupalli, Shraddha Suratkar, and Faruk Kazi. "DEEP-FAKE CLI: Accelerated Deepfake Detection Using FPGAs." Parallel and Distributed Computing, Applications and Technologies (PDCAT 2022), 2022. https://doi.org/10.1007/978-3-031-29927-84

RESEARCH EXPERIENCE

Processor Architecture Laboratory (LAP), EPFL Summer@EPFL

Prof. Paolo Ienne, Mr. Andrea Guerrieri

 $June\ 2022\ \text{-}\ August\ 2022$

- Designed a framework for Dynamatic (a dynamic HLS compiler) to access external memory using AXI interconnect BLOG
- Developed a custom-built AXI master with burst support and successfully tested it with load-store queues (LSQs) of Dynamatic
- Added Burst support in a highly dynamic environment of Dynamaitc using special-built BOM (Burst & Outstanding Manager) modules
- Dynamatic's memory handling capabilities were substantially expanded by the unit, at a mere 2% LUT and 4% FF count increase

Centre of Excellence in Complex and Non-Linear Dynamical Systems, VJTI

Prof. Faruk Kazi June 2021 - May 2022

Bachelor's thesis: Accelerated Deepfake detection on VCK5000 Versal FPGA [BLOG]

Research Associate

• Trained, quantized, and compiled various AI models for Xilinx Zyng and Versal FPGA platforms

- Benchmarked and achieved a 120% improvement in model inference speed on the VCK5000 over the state-of-the-art Nvidia Tesla T4 GPU inference speed
- Impact of employing different quantization levels of a deep learning model on inference speed and optimization of Deepfake detection model for VCK5000 FPGA led to a conference paper at **The 23rd International Conference on Parallel and Distributed Computing, Applications, and Technologies** (PDCAT'22)

Shakti Lab, RISE Group, IIT Madras Research Verification Intern [REPORT]

Prof. V. Kamakoti, Mrs. Lavanya J

March 2021 - July 2021

- Worked under the guidance of Prof. V. Kamakoti, who is the director of IITM and head of the SHAKTI, RISE group. They made SHAKTI, which is India's first indigenous processor. I designed and developed a framework to verify the SHAKTI RISC-V processors on FPGAs
- Developed an automation flow called AAPG on FPGA which automatically generates single and multiple tests produced by Automated Assembly Program Generator (AAPG), which are suitable to run on FPGA directly
- Successfully verified the framework by running a softcore VAJRA SoC on an Arty A7 FPGA. Obtained signature dumped from FPGA using OpenOCD and RISC-V GDB and compared it with the golden signature from Spike, a RISC-V ISA Simulator
- The proposed work accelerated verification speed while maintaining visibility and control in FPGA flow

WORK EXPERIENCE

AMD Silicon Design Engineer I Bangalore, India

 $September\ 2022$ - Present

- Responsible for SoC Level Verification Suite of Debug Unit related IPs in various AMD Processors
- Worked on verifying the low power mode of USB with SoC level verification test. That involved putting the USB into low power mode and afterward reading the block of the ID of the USB IP over IO pads to make sure it is working

AMD

Verification Co-op Intern

Dec 2021 - June 2022

- Verified Debug Unit test suite at SoC Level using various constrained random test cases
- Designed and verified CPU core access test case, which was configurable enough to select one core inside AMD CPU according to the test input and check its accessibility
- Developed verification test case for CPU cross-trigger network between multiple IPs

Google Summer of Code 2021, BeagleBoard Organization

 ${f Remote}$

Open-Source Developer [REPORT]

June 2021 - Aug 2021

- Built and tested a gateware for BeagleWire (Lattice iCE40 FPGA) cape for Beaglebone Black (a single board computer)
- Interfaced Arm Chip with Lattice FPGA using General Purpose Memory Controller (GPMC) and Wishbone protocols
- Developed and tested Wishbone slave and Intercon designs for BeagleWire
- ullet Interfaced BeagleWire with SDRAM using litedram core, which included serv—a bit-serial RISC-V CPU for initialization of SDRAM IP

PROJECTS

RISC-V core

Icarus Verilog, GTKWAVE, Yosys, Openlane, Magic, TD IDE

github.com/riscv-core

Jan
 2021 - March 2021

- Designed and verified a RISC-V core in Verilog
- \bullet For analog VLSI and tapeout process understanding, converted the basic design into silicon (GDSII) format using *Openlane* and sky130 PDK
- Designed FPGA drivers such as VGA and others for SoC integration
- Validated the VGA driver on Tang primer FPGA with simple DAC made from binary-weighted resistors

8 Bit Computer using 74LS series ICs

github.com/8-bit-computer

Logisim, Multisim

May 2020 - Nov 2020

- Designed an entire 8 Bit Computer circuit using 74LS series ICs and simulated it in Logisim
- Two cascaded 74LS181 are used for the Arithmetic Logical Unit (ALU) in an 8-bit computer capable of performing 8-bit arithmetic and logical operations. It also has basic general-purpose registers and a program counter made from flipflops

SKILLS

Languages: Verilog, VHDL, C, Python, Assembly Language(x86, RISC-V)

EDA Tools: Quartus Prime, Xilinx Vivado, IceStorm

Software & Frameworks: CoCotb, Icarus Verilog, GTKWave, Proteus, Multisim, Logisim, Git, Linux