within the flow

Summary — I combine research, industry, teaching experience, and hands-on projects to address complex problems in hardware architectural design, verification, CAD optimization, and FPGA applications for scalable digital systems.

Education

University of Toronto (UofT), Toronto, Canada Masters in Applied Science (MASc) in ECE [GPA: 3.8/4]	Advisor: Prof. Jason Anderson September 2023 - Present
→ Relevant Coursework: ECE552 (Computer Arch.) ECE1718 (Advance (Reconfigurable Computing & FPGA Arch.) ECE1755 (Parallel Compute for Digital Circuits Synthesis)	-
Bachelor's in Engineering (EE), VJTI, Mumbai, India [GPA: 9.13/10] Publications	July 2019 - May 2022
[1] H. Wei, O. Bhilare , H. Waqar, J.H. Anderson, "CAD Techniques for NoC-Co <i>HEART '24</i>	onnected Multi-CGRA Systems," [link]
[2] O. Bhilare , <i>et al.</i> , "DEEPFAKE CLI: Accelerated Deepfake Detection Using H Skills	FPGAs," PDCAT 2022 [link]
Language:Verilog, VHDL, C, C++, PythonSystems:Git, Lin	IUX
EDA Tools: Quartus Prime, Xilinx Vivado, Microchip Libero, Yosys, Synopsys Projects	Design Compiler, Cadence Innovus
Determining and bridging Area gap between ASIC and CGRA (Master's Thesi	is) Aug 2024 - Present
ightarrow Analyzing programmability costs in modern CGRA architectures by comparesults from diverse benchmark suites run on both ASIC and CGRA platfor	
ightarrow Conducting architectural exploration to identify trade-offs between progra	mmability and performance in CGRAs
\rightarrow Bridging the power gap in CGRA architectures by leveraging fracturable primpact on Performance and Area (<i>Work-in-progress</i>)	rocessing elements and analyzing their
NoC-Connected Multi-CGRA Systems	Jan 2024 - May 2024
\rightarrow Developed a partitioning-based CAD flow for NoC-connected large CGRAs, to traditional CAD methods	, reducing run time by $33 \times$ compared
ightarrow Integrated and customized an open-source min-cut partitioner, TritonPart,	to fit specific CGRA CAD requirements
→ Enhanced CAD flexibility with a multi-stage framework, enabling the use of alongside the partitioning stage, simplifying CAD exploration for large CGI Research Experience	
	Prof. Paolo Ienne, Mr. Andrea Guerrieri June 2022 - August 2022
\rightarrow Developed a framework to enable Dynamatic (a dynamic HLS compiler) to via a custom AXI interconnect, integrated with its complex out-of-order loss	
\rightarrow Added burst support within Dynamatic's elastic environment using a custo (BOM) module	m Burst & Outstanding Manager
ightarrow Enhanced memory accessing capabilities of Dynamatic with only a 2% incr	rease in LUT and a 4% in FF usage
Shakti Lab, RISE Group, IIT Madras, India Research Verification Intern [REPORT]	Prof. V. Kamakoti, Mrs. Lavanya J March 2021 - July 2021
\rightarrow Designed an FPGA-framework for verifying SHAKTI, India's first indigenou	
\rightarrow To verify the processor, the framework produces random assembly tests, es on FPGA, and compares the execution signatures from FPGA with the gold	len signature from Spike, an ISA sim
\rightarrow The framework enhanced verification speed, executing 500k RISC-V instruss softcore— a process that would need hours in conventional techniques— verification of the second s	-

Centre of Excellence in Complex and Non-Linear Dynamical Systems, VJTI

Research Associate [Bachelor's thesis]

- June 2021 May 2022 \rightarrow Trained, quantized, and compiled various AI models for deployment on Xilinx Zyng and Versal FPGA platforms
- \rightarrow Examined the Versal AI architecture and optimized the Deepfake Detection AI model by quantizing it to INT8 and deploying it on Xilinx's CNN accelerator on the VCK5000 Versal FPGA, leveraging AI engines for enhanced performance
- \rightarrow Achieved a **120% improvement** in the Deepfake Detection model's inference speed on the VCK5000 compared to the state-of-the-art Nvidia Tesla T4 GPU

Work Experience

AMD

Co-Op + Silicon Design Engineer I

- Dec 2021 July 2023 \rightarrow Contributed to SoC-level verification of Design for Debug (DFD) IPs in 3 AMD processors, aiding in successful tapeouts
- \rightarrow Verified debug infrastructure in IPs, including USB, memory, and CPU cores, etc., using constrained-random test cases, ensuring functional correctness
- \rightarrow Developed and ported a verification testsuite for DFD IPs across AMD processors, ensuring maximum test coverage and robustness

Google Summer of Code 2021, BeagleBoard Organization

Open-Source Developer [REPORT]

- June 2021 Aug 2021 \rightarrow Designed and tested gateware for BeagleWire, a Lattice iCE40 FPGA cape for the BeagleBone Black single-board computer
- \rightarrow Established seamless communication between the ARM processor and the FPGA using General Purpose Memory Controller (GPMC) and Wishbone protocols
- \rightarrow Integrated BeagleWire with SDRAM by leveraging the LiteDRAM core, enabling memory initialization through SERV, a lightweight, bit-serial RISC-V CPU

Teaching Experience

ECE1387: CAD for Digital Circuit Synthesis and Layout [Fall 2024] Prof. Jason Anderson \rightarrow Graded assignments focused on advanced CAD algorithms such as A*, branch-and-bound, and analytical placement techniques, providing constructive feedback to help students grasp complex concepts

 \rightarrow Collaborated on designing and grading an exercise using the UGRAMM toolchain, which I enhanced to improve usability and functionality for both students and instructors

CSC258: Computer Organization [Fall 2024]

- **Prof. Steve Engels** \rightarrow Managed digital circuits lab sessions, guiding students in using tools like Logisim and Intel FPGA to implement and debug their designs
- \rightarrow Monitored student progress during labs and provided on-the-spot assistance to clarify doubts and troubleshoot issues

ECE 241: Digital Systems [Fall 2023, Fall 2024]

- Prof. Bruno Korst \rightarrow Supervised digital systems and FPGA labs, helping students implement circuits, troubleshoot problems, and complete hands-on projects
- \rightarrow Acted as a float TA, resolving lab queries and supporting other TAs during high-demand periods

ECE 532: Digital Systems Design [Winter 2024, Summer 2024, Winter 2025] Prof. Jason Anderson

- \rightarrow Mentored two student groups through semester-long digital design projects, guiding them through weekly milestones, reviewing designs, and offering actionable feedback during project demonstrations
- \rightarrow Contributed to updating the course by integrating a new Microchip FPGA discovery kit, enhancing the curriculum with modern hardware and tools

Awards AND Recognition

- → Adaptive Computing Challenge 2021 by AMD-Xilinx (3rd place, \$3000 prize) Top 3 out of 165 entries
- \rightarrow Summer@EPFL Scholar: Three-month summer fellowship to conduct research at EPFL
- \rightarrow Selected for the prestigious *Google Summer of Code* program, aimed at encouraging new contributors to open-source development.

Bangalore, India

Remote

Prof. Faruk Kazi